Digilent is now part of Emerson

Arty A7 Reference Manual

Table of Contents ▾

Note
Arty A7 35T version is no longer in production and is now retired.





Additional Important Documentation
- [DRC Overview: Digilent Development and Evaluation Kits](#)

Features
- Xilinx Artix-7 FPGA:
  - XC7A35T-1CSG324C (Arty A7-35T) and XC7A100T-1CSG324C (Arty A7-100T)
  - 1800 Mb/s, 16 bit data DDR3 @ 450 MHz
  - 6 clock management tiles (CMTs), each with a phase locked loop and mixed mode clock manager (4 CMTs)*
  - 5 Gb/s transceivers (4 GTPs)*
  - Internal clock speeds exceeding 450MHz
  - 1066 Mb/s maximum data rate
  - Hardware, ROM-less JTAG and Quad-SPI Flash
- Reconfigurable from Flash
  - 256MB DDR3 with 16 bit bus @ 450MHz
  - 128MB Quad-SPI Flash
    - Dual parallel or single bitstreams
    - Factory or User QSPI as one of the 32 stored bitstreams
  - 16Mb Internal Flash
  - 32 Mb Mega-Onboard
  - 64 Mb Mega-Onboard
- Integrated and Common Resources
  - 10/100 Ethernet PHY
  - 4 Audio In
  - 4 Audio Out
  - 4 USB
  - 4 PMOD GPIO
- Power Supply Options
  - 5V Input protection
  - Advanced digital power consumption

* 4 GTP's are 5Gb/s version and 4 GTX's are 10Gb/s version

The Arty A7 is fully compatible with the high performance Pmod's™ Design Suite. No license is required, so designs can be implemented at no additional cost. Pmod's™ Design Suite includes Vivado® HL WebPACK™ Edition, SDK, and ChipScope™ Pro Logic Analyzer, and reference code is available for download at the Arty A7 Resource Center.





1 Purchasing Options

The Arty A7 can be purchased with either a XC7A35T-1 or XC7A100T-1 FPGA installed. These two Arty A7 product variants are referred to in the Arty A7-35 and Arty A7-100. Importantly, these different configurations have identical functionality that is common to both of these variants, they are referred to generically as the Arty A7. The Arty A7 is also available in a bare board configuration, without the FPGA and configuration memory installed.

The only difference between the Arty A7-35 and A7-100 is the capabilities of the Artix-7 part. The Artix-7 FPGAs both have the same functionality but the -100 has about 3 times larger internal FPGA fabric than the -35. The differences between the two variants are summarized below:

	Arty A7-35 (high in production)	Arty A7-100
FPGA Part Number	XC7A35TCSG324-1	XC7A100TCSG324-1
Look-up Tables (LUTs)	5,200	15,850
Flip-Flops	20,150	126,800
Block RAM	1,800 Kbits	4,860 Kbits
Clock Management Tiles	5	6

The board is sold unpopulated, but requires a user to solder a 7-30 external power supply to the board. The external power supply must power-cycle capable and deliver a minimum of 2.5 A (non-stated diameter. When purchased from Digilent, a micro USB cable or suitable 5V, 3A power supply is not included, but is available for purchase.

For more information on purchasing see the Arty A7 Product Page.

2 Designing with the Arty A7

Figure 2.1 Arty A7

What makes the Arty A7 so flexible is its FPGA. Among their many features, FPGAs have the ability to be reconfigured over and over again to implement different digital circuits. Modern FPGA configurations are designed graphically using a text editor or schematic drawing tool. Once a design is complete, software tools are dropped from an external monitor and integrated into your processing system as you see fit. These tool-path developments are then downloaded to the FPGA's configuration memory, which tells the millions of internal transistors how to connect. This connection configuration is then performed literally by wetting them in a fraction of a second. Once the FPGA is configured, it will perform the functions it learned in learning the lab. Then, as long as the board has power, it will remember what it learned.

The Arty A7's FPGA configuration memory is provided by Microchip processor core. Microchip is a 40 bit RISC soft processor core, designed specifically for users in Xilinx FPGAs. The processor core is available at no cost and is supported by Xilinx's software tools. Most importantly, it is free. Since it is a soft core, it can be implemented in any FPGA that has enough logic resources and memory. Soft processors are processors consisting entirely of HDL code. Microchip's entire program memory and 32kB of SRAM. Read

Figure 2.2 Arty A7 Block Diagram

After you design your soft core SoC configuration for the Arty A7 you can store it in the Arty A7's Quad-SPI Flash. The configuration will be stored as a file called a BIT file and it's the Xilinx bitstream equipment for programming FPGAs. Bitstreams are created by the software programming tools. If the FPGA is configured to look for its configuration in Flash memory, it will look for and load the BIT file whenever power is applied or a program is initiated. At this point, programming the Arty A7 is very similar to programming a microcontroller. Instead of a HEX file, you're programming a BIT file. Instead of programming internal memory, you're programming external memory. Instead of the microcontroller's internal memory being loaded into the RAM, an outside program memory is that they are loaded into the FPGA's configuration memory. Instead of the microcontroller executing the program, the configured FPGA is.

Although Microchip is particularly well suited for Embedded, Real-Time

SoC designs, it can also be programmed with a Register Transfer Level (RTL) circuit description like any other FPGA development platform. This design flow is similar to the traditional ASIC design flow. Instead of using a microcontroller's fixed hardware, RTL designers can customize their hardware to their exact requirements. This can be very advantageous, but is very complicated and requires a lot of experience. Fortunately, Microchip is free and is becoming the standard in designing and implementing a digital circuit that doesn't contain a processor.

3 Power Supplies

The Arty A7 requires a 5V power source to operate. This power source can come from the Digilent USB 2.0 (host) port (USB 2) or can be derived from a 7 to 15V external power supply connected to the board's barrel jack (J18).

A power good LED (LD13), driven by the Power Good signal of the DIGIKEY regulators, indicates that the board is receiving power and that the onboard supplies are functioning as expected. If this LED does not illuminate when an acceptable power supply is connected, please contact your distributor or Digilent Support for further help.

Figure 3.1 Arty A7 Power Circuit

The USB jacks can deliver enough power for the vast majority of designs. However, a few demanding applications, including any that drive multiple peripheral boards, might require more power than the USB port can provide. Also, some applications may need to run without being connected to a host PC. For these reasons, the Arty A7 can be powered from a wall adapter or battery pack.

An external power supply can be connected to the Arty A7 through the Power Jack (J18). The supply must be regulated and should be rated between 7V (the absolute minimum) and 15V (the absolute maximum). We recommend a supply that can deliver at least 1A. If you're powering the Arty A7 from a battery pack, we recommend using 6 NiMH batteries connected in series. This will provide a nominal voltage of 7.2V. Ideally, the supply should be capable of delivering at least 1A. Battery packs with cables that terminate in a 2.1mm barrel plug are widely available.

An external battery pack can be connected to the Arty A7 through the PMOD connectors JA and JB. When set to a voltage of 3.3V (selected by Jumper JD), as shown in Figure 3.2. The batteries must provide a voltage between 3.4V-5 volts DC, and should NOT be installed while there is a supply connected to Power Jack (J5).

Figure 3.2 Arty A7 Battery Pack Connection

The Arty A7 uses a combination of 3.3V rated switch (IC10), 4.65V/5.0V rated, 1A load switch circuit circuitry to automatically determine the 5V power source based on the supplies that are plugged into the board. If an external supply is connected to Power Jack J5, it will be used as the input source for the switch circuitry. If no external supply is connected to J5, the switch circuitry will automatically select the 5V supplied by the USB host connection. If neither a USB host nor an external supply is connected, the board will be unpowered and will not function until one of these supplies is connected. The switch circuitry will also prevent back-powering from the 5V power source and switch over to USB power, as it has been set, which can be seen as the power good LED toggles. will occur.

Voltage regulation circuits from Digilent, Semiconductor and Texas Instruments convert the 5.0V, +3.3V, +1.8V, 1.0V supplies required by the board's components. Each regulator can supply a minimum of 1A of current. Table 3.1 provides additional information about the power supplies on the Arty A7 version. Table 3 provides additional information Digilent current-steered drivings on FPGA configuration and the values provided are typical of medium-sized designs.

Supply	Circuits	Device	Maximum Current
5.0V	Ethernet, Regulators, MOD LEDs	IC9: 1ON Semiconductor NCP1117	1A (5.0V)*
3.3V	FPGA I/O, Clocks, Flash, PMODs, LEDs, Buttons, Switches, USB port, Ethernet	IC4: Analog Semiconductor ADP5052	1.5A
3.3VD	FPGA and Block RAM	IC5: Analog Semiconductor ADP5052	1.5A
1.8V	FPGA Auxiliary	IC6: Analog Semiconductor ADP5052	1.5A
1.0V	DDR3, and associated FPGA bank	IC7: Analog Semiconductor ADP5052	1.5A
1.07V	DDR3	IC17: Diodes Incorporated AP1501	1.75A
1.0V	MGT, Analog Reference	IC8: Texas Instruments REF5010	20mA

Table 3.1: Arty A7 Power Rails

* With external power provided via Power Jack J5
** With external power provided via USB

3.1 External Supply Voltage Monitoring

The Arty A7 has the ability to monitor the voltage of an external supply connected to Power Jack J5 or an external battery pack connected to header J4. A voltage divider is used to step down the external supply voltage (VSENSE_EXT) to a value that is 1/11 of the original voltage. This is done to allow the external supply voltage to be measured by the FPGA's internal analog-to-digital converter (XADC). The voltage divider is designed to monitor the voltage of an external supply (via multiplexer Channel 1 of the XADC as a digital input and perform a conversion to receive a digital value corresponding to the real voltage. The following equation is an example of how the external supply voltage to be monitored:

$$V_{DIVIDER} = \frac{V_{EXT}}{11}$$

$$ADC_CODE = \frac{V_{DIVIDER}}{1.0} \times 4096$$

$$V_{EXT} = V_{DIVIDER} \times 11$$

Figure 3.3 Monitoring External Supply Voltage

3.2 FPGA Core Supply Current Monitoring

The Arty A7 has the ability to monitor the current consumed by the FPGA core. The current is monitored by measuring the voltage across a 0.5 resistor (sense resistor R47) connected between the FPGA's core voltage regulator (IC7) Channel 9 and the FPGA's VCCINT power rail. A voltage amplifier (IC16, Texas Instruments INA199A1) connected across the sense resistor provides a gain of 50 and produces an output voltage of 100 millivolts per amp of current flowing through the sense resistor. The amplifier's output voltage is connected to the FPGA's internal XADC, which is configured to measure the voltage on Channel 1 of the multiplexer. The Arty A7's supply voltage is divided by 11 by a voltage divider to step down the voltage to a value that is within the FPGA's 1V input range. The Arty A7 supply voltage is divided by 11 by a voltage divider to regardless of whether the mode power LED is on. If the FPGA is already configured, then the existing configuration is overwritten with the bitstream being downloaded. Table 3.2 provides a list of the current consumption of the various components on the Arty A7 board. Figure 3.4 provides an overview of the circuits that are involved. The current can be calculated using the following equations:

$$V_{DIVIDER} = \frac{V_{SENSE}}{50}$$

$$ADC_CODE = \frac{V_{DIVIDER}}{1.0} \times 4096$$

$$I_{VCCINT} = \frac{V_{SENSE}}{0.5}$$

Figure 3.4 FPGA Core Supply Current Monitoring

3.3 5V Supply Power Monitoring

The Arty A7 has the ability to monitor the power consumption of the 5 Volt supply as well as the current consumed from the supply. A voltage divider is used to scale the 5.0V voltage to the 1.0V range of the XADC's input. The voltage divider is designed to monitor the voltage of the 5V supply (via multiplexer Channel 8) and then feed the Auxiliary Channel 1 on the XADC. A combination of a millishunt current sense resistor and a current sense amplifier (IC15, Texas Instruments INA199A1) is used to measure the current consumed from the 5V supply. The current sense amplifier is capable of measuring currents as small as 10 mA, but only when a three-volt rail can damage to the Arty A7 board. The LED will be lighted as solid. Power is applied to the board. The LED will be lighted as solid. Power is applied to the board. The LED will be lighted as solid. Power is applied to the

Pmod connectors are 2×6, right-angle, 100-mil spaced female connectors that mate with standard 2×6 pin headers. Each 12-pin Pmod connector provides two 3.3V VCC signals (pins 6 and 12), two Ground signals (pins 5 and 11), and eight logic signals, as shown in Fig. 16. The VCC and Ground pins can deliver up to 1A of current, but care must be taken not to exceed any of the power budgets of the onboard regulators or the external power supply (these are described in the "Power supplies" section).

Warning: *Since the Pmod pins are connected to Artix-7 FPGA pins using a 3.3V logic standard, care should be taken not to drive these pins over 3.4V.*

Digilent produces a large collection of Pmod accessory boards that can attach to the Pmod expansion connectors to add ready-made functions like A/D's, D/A's, motor drivers, sensors, and other functions. See www.digilentinc.com for more information.

The Arty A7 has four Pmod connectors, some of which behave differently than others. Each Pmod connector falls into one of two categories: standard or high-speed. Table 4 specifies which category each Pmod falls into, and also lists the FPGA pins they are connected to. The following sections describe the different types of Pmods.



	Pmod JA	Pmod JB	Pmod JC	Pmod JD
Pmod Type	**Standard**	**High-Speed**	**High-Speed**	**Standard**
Pin 1	G13	E15	U12	D4
Pin 2	B11	E16	V12	D3
Pin 3	A11	D15	V10	F4
Pin 4	D12	C15	V11	F3
Pin 7	D13	J17	U14	E2
Pin 8	B18	J18	V14	D2
Pin 9	A18	K15	T13	H2
Pin 10	K16	J15	U13	G2

10.1 Standard Pmod

The standard Pmod connectors are connected to the FPGA via 200 Ohm series resistors. The series resistors prevent short circuits that can occur if the user accidentally drives a signal that is supposed to be used as an input. The downside to this added protection is that these resistors can limit the maximum switching speed of the data signals. If the Pmod being used does not require high-speed access, then the standard Pmod connector should be used to help prevent damage to the devices.

10.2 High-Speed Pmod

The High-speed Pmods use the standard Pmod connector, but have their data signals routed as impedance matched differential pairs for maximum switching speeds. They have pads for loading resistors for added protection, but the Arty A7 ships with these loaded as 0-Ohm shunts. With the series resistors shunted, these Pmods offer no protection against short circuits, but allow for much faster switching speeds. The signals are paired to the adjacent signals in the same row: pins 1 and 2, pins 3 and 4, pins 7 and 8, and pins 9 and 10.

Traces are routed 100 ohm (+/- 10%) differential.

These connectors should be used only when high speed differential signaling is required or the other Pmods are all occupied. If used as single-ended, coupled pairs may have significant crosstalk. In applications where this is a concern, the standard Pmod connector shall be used. Another option would be to ground one of the signals (drive it low from the FPGA) and use its pair for the signal-ended signal.

Since the High-Speed Pmods have 0-ohm shunts instead of protection resistors, the operator must take precaution to ensure that they do not cause any shorts.

11 Arduino/chipKIT Shield Connector

The Arty A7 can be connected to standard Arduino and chipKIT shields to add extended functionality. Special care was taken while designing the Arty to make sure it is compatible with the majority of Arduino and chipKIT shields on the market. The shield connector has 49 pins connected to the FPGA for general purpose Digital I/O. Due to the flexibility of FPGAs, it is possible to use these pins for just about anything including digital read/write, SPI connections, UART connections, I2C connections, and PWM. Six of these pins (labeled AN0-AN5) can also be used as single-ended analog inputs with an input range of 0V-3.3V, and another six (labeled AN6-11) can be used as differential analog inputs.

Warning: *The Arty A7 is not compatible with shields that output 5V digital or analog signals. Driving pins on the shield connector above 3.4V may cause damage to the FPGA.*

Figure 11.1 diagrams the pins found on the shield connector of the Arty A7.



Figure 11.1 Arty A7 Shield Connector Pin Diagram

Pin Name	Shield Function	Arty A7 Connection
IO0-IO13, IO26-IO41, A (IO42)	General purpose I/O pins	See Section titled "Shield Digital I/O"
SCL	I2C Clock	See Section titled "Shield Digital I/O"
SDA	I2C Data	See Section titled "Shield Digital I/O"
SCLK	SPI Clock	See Section titled "Shield Digital I/O"
MOSI	SPI Data out	See Section titled "Shield Digital I/O"
MISO	SPI Data in	See Section titled "Shield Digital I/O"
SS	SPI Slave Select	See Section titled "Shield Digital I/O"
A0-A5	Single-Ended Analog Input	See Section titled "Shield Analog I/O"
A6-A11	Differential Analog Input	See Section titled "Shield Analog I/O"
V_P, V_N	Dedicated Differential Analog Input	See Section titled "Shield Analog I/O"
XGND	XADC Analog Ground	Connected to net used to drive the XADC ground reference on the FPGA (VREFN)
XVREF	XADC Analog Voltage Reference	Connected to 1.25 V, 25 mA rail used to drive the XADC voltage reference on the FPGA (VREFP)
N/C	Not Connected	Not Connected
IOREF	Digital I/O Voltage reference	Connected to the 3.3 V Power Rail (See the "Power Supplies" section)
RST	Reset to Shield	Connected to the red "RESET" button and a Digital I/O of the FPGA. When JP2 is shorted, it is also connected to the DTR signal of the FTDI USB-UART bridge.
3V3	3.3 V Power Rail	Connected to the 3.3 V Power Rail (See the "Power Supplies" section)
5V0	5.0 V Power Rail	Connected to the 5.0 V Power Rail (See the "Power Supplies" section)
GND, G	Ground	Connected to the ground plane
VIN	Power Input	Connected in parallel with the external power supply connector (J13). See the "Power Supplies" section for information on powering the Arty A7 from this pin.

11.1 Shield Digital I/O

The pins connected directly to the FPGA can be used as general purpose inputs or outputs. These pins include the I2C, SPI, and general purpose I/O pins. There are 200 Ohm series resistors between the FPGA and the digital I/O pins to help provide protection against accidental short circuits. The absolute maximum and recommended operating voltages for these pins are outlined in the table below.

	Absolute Minimum Voltage	Recommended Minimum Operating Voltage	Recommended Maximum Operating Voltage	Absolute Maximum Voltage
Powered	-0.4 V	-0.2 V	3.4 V	3.75 V
Unpowered	-0.4 V	N/A	N/A	0.55 V

For more information on the electrical characteristics of the pins connected to the FPGA, please see the Artix-7 datasheet from Xilinx.

11.2 Shield Analog I/O

The pins labeled A0-A11 and V_P/V_N are used as analog inputs to the XADC module of the FPGA. The FPGA expects that the inputs range from 0-1 V. On the pins labeled A0-A5 we use an external circuit to scale down the input voltage from 3.3V. This circuit is shown in Figure 11.2.1. This circuit allows the XADC module to accurately measure any voltage between 0V and 3.3V (relative to the Arty A7's GND) that is applied to any of these pins. If you wish to use the pins labeled A0-A5 as Digital inputs or outputs, they are also connected directly to the FPGA before the resistor divider circuit (also shown in Figure 11.2.1).



Figure 11.2.1 Arty A7 Single-Ended Analog Inputs

The pins labeled A6-A11 are connected directly to 3 pairs of analog capable pins on the FPGA via an anti-aliasing filter. This circuit is shown in Figure 11.2.2. These pairs of pins can be used as differential analog inputs with a voltage difference between 0-1V. The even numbers are connected to the positive pins of the pair and the odd numbers are connected to the negative pins (so A6 and A7 form an analog input pair with A6 being positive and A7 being negative). Note that though the pads for the capacitor are present, they are not loaded for these pins. Since the analog capable pins of the FPGA can also be used like normal digital FPGA pins, it is also possible to use these pins for Digital I/O.

The pins labeled V_P and V_N are connected to the VP_0 and VN_0 dedicated analog inputs of the FPGA. This pair of pins can also be used as a differential analog input with voltage between 0-1V, but they cannot be used as Digital I/O. The capacitor in the circuit shown in Figure 11.2.2 for this pair of pins is loaded on the Arty.



Figure 11.2.2 Arty A7 Differential Analog Inputs

The XADC core within the Artix-7 is a dual channel 12-bit analog-to-digital converter capable of operating at 1 MSPS. Either channel can be driven by any of the analog inputs connected to the shield pins. The XADC core is controlled and accessed from a user design via the Dynamic Reconfiguration Port (DRP). The DRP also provides access to voltage monitors that are present on each of the FPGA's power rails, and a temperature sensor that is internal to the FPGA. For more information on using the XADC core, refer to the Xilinx document titled 7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter. A demo that uses the XADC core is available on the Arty A7 Resource Center.

The shield analog I/O pins are mapped to XADC channels as described in Table 11.2.1. Take a look at the master XDC file found in the digilent-xdc repository on Github for more information, including location contraints to be used when constraining the dual-use analog/digital pins in either mode.

When using Xilinx's XADC wizard, make sure you're using the XADC channel instead of the pin number. For example, pin A0 connects vaux4_p/vaux4_n.

Table 11.2.1 XADC Channel Connections

Shield Connector Pin	XADC Channel	Channel Type
V_P(+) / V_N(-)	Dedicated Analog Inputs	Differential
A0	Channel 4	Single-ended
A1	Channel 5	Single-ended
A2	Channel 6	Single-ended
A3	Channel 7	Single-ended
A4	Channel 15	Single-ended
A5	Channel 0	Single-ended
A6(+) / A7(-)	Channel 12	Differential
A8(+) / A9(-)	Channel 13	Differential
A10(+) / A11(-)	Channel 14	Differential

rm, doc, arty-a7

© 2025 Digilent